

Notice of Allowability

Application No.

10/608,253

Examiner

Ji H. Bae

Applicant(s)

HOLMBERG ET AL.

Art Unit

2115

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to amendments filed on 28 February 2006.
2. ☒ The allowed claim(s) is/are 1,3,4,6-8,10-18,20-22,24-27 and 34-37.
3. ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some* c) ☐ None of the:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: ____.


Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.

THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
- (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
- 1) ☐ hereto or 2) ☐ to Paper No./Mail Date ____.
- (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date ____.
- Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

1. ☐ Notice of References Cited (PTO-892)
2. ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/08), Paper No./Mail Date ____
4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material
5. ☐ Notice of Informal Patent Application (PTO-152)
6. ☒ Interview Summary (PTO-413), Paper No./Mail Date 20060511.
7. ☒ Examiner's Amendment/Comment
8. ☐ Examiner's Statement of Reasons for Allowance
9. ☐ Other ____



EXAMINER'S AMENDMENT

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Leonard Hope on 10 May 2006.

The claims have been re-written as follows:

Claim 1:

A method of detecting the validity of BIOS configuration data for a computer system, the method comprising:

- detecting a layout of present BIOS configuration data, the present BIOS configuration data being stored in a memory device in the computer system;

- detecting a layout of updated BIOS configuration data, the updated BIOS configuration data being contained within executable program code comprising an updated BIOS configuration for the computer system;

- comparing the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

- if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is valid;

- if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is invalid; and

resetting the present BIOS configuration data to a default state after determining that the present BIOS configuration data is invalid.

Claim 2:

(cancelled)

Claim 3:

The method of claim 1, wherein detecting a layout of present BIOS configuration data comprises detecting a first numerical value representing the layout of the present BIOS configuration data.

Claim 6:

The method of claim 3, wherein detecting a layout of present BIOS configuration data further comprises retrieving the layout of the present BIOS configuration data from the computer system prior to determining the first numerical value.

Claim 7:

The method of claim 1, wherein detecting a layout of updated BIOS configuration data comprises detecting a second numerical value representing the layout of the updated BIOS configuration data.

Claim 8:

The method of claim 7, wherein the second numerical value is stored in the executable program code comprising an updated BIOS configuration for the computer system.

Claim 14:

The method of claim 1, wherein the executable program code is a basic input/output system (BIOS) in the computer system.

Claim 16:

A computer system for detecting the validity of computer BIOS configuration data, the system comprising:

a first memory device for storing a program for detecting the validity of present BIOS configuration data stored in the computer system and for storing executable program code including updated BIOS configuration data for the computer system;

a second memory device for storing the present BIOS configuration data; and

a processor, functionally coupled to the first and second memory devices, the processor being responsive to computer-executable instructions contained in the program and operative to:

detect a layout of the present BIOS configuration data;

detect a layout of the updated BIOS configuration data;

compare the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determine that the present BIOS configuration data is valid; and

if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then:

determine that the present BIOS configuration data is invalid; and

reset the present BIOS configuration data to a default state.

Claim 17:

The system of claim 16, wherein the processor is operative to detect a layout of the present BIOS configuration data by detecting a first numerical value representing the layout of the present BIOS configuration data.

Claim 20:

The system of claim 17, wherein the processor in detecting the layout of the present BIOS configuration data, is further operative to retrieve the layout of the present BIOS configuration data prior to determining the first numerical value.

Claim 21:

The system of claim 16, wherein the processor is operative to detect a layout of the updated BIOS configuration data by detecting a second numerical value representing the layout of the updated BIOS configuration data.

Claim 22:

The system of claim 21, wherein the second numerical value is stored in the executable program code including updated BIOS configuration data for the computer system.

Claim 34:

A method of detecting the validity of BIOS configuration data for a computer system, the method comprising:

Art Unit: 2115

detecting a layout of present BIOS configuration data by computing a hash value from at least one data record in the layout of the present BIOS configuration data, the present BIOS configuration data being stored in a memory device in the computer system and wherein each data record comprises a pointer and a map position, the map position including the location of the at least one data record in the memory device;

detecting a layout of updated BIOS configuration data, the updated BIOS configuration data being contained within program code comprising an updated BIOS configuration for the computer system;

comparing the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is valid;

if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is invalid; and

resetting the present BIOS configuration data to a default state after determining that the present BIOS configuration data is invalid.

Claim 35:

A method of detecting the validity of BIOS configuration data for a computer system, the method comprising:

detecting a layout of present BIOS configuration data, the present BIOS configuration data being stored in a memory device in the computer system;

detecting a layout of updated BIOS configuration data by computing a hash value from at least one data record in the layout of the updated BIOS configuration data, the updated BIOS configuration data being contained within program code comprising an updated BIOS configuration for the computer system, and wherein each data record comprises a pointer and a map position, the map position including the location of the at least one data record in the updated BIOS configuration data;

comparing the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is valid;

if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then determining that the present BIOS configuration data is invalid; and

resetting the present BIOS configuration data to a default state after determining that the present BIOS configuration data is invalid.

Claim 36:

A computer system for detecting the validity of computer BIOS configuration data, the system comprising:

a first memory device for storing a program for detecting the validity of present BIOS configuration data stored in the computer system and for storing program code including updated BIOS configuration data for the computer system;

a second memory device for storing the present BIOS configuration data; and

Art Unit: 2115

a processor, functionally coupled to the first and second memory devices, the processor being responsive to computer-executable instructions contained in the program and operative to:

detect a layout of the present BIOS configuration data by computing a hash value from at least one data record in the layout of the present BIOS configuration data, wherein each data record comprises a pointer and a map position, the map position including the location of the at least one data record in the second memory device;

detect a layout of the updated BIOS configuration data;

compare the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determine that the present BIOS configuration data is valid; and

if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then determine that the present BIOS configuration data is invalid and reset the present BIOS configuration data to a default state.

Claim 37:

A computer system for detecting the validity of computer BIOS configuration data, the system comprising:

a first memory device for storing a program for detecting the validity of present BIOS configuration data stored in the computer system and for storing program code including updated BIOS configuration data for the computer system;

a second memory device for storing the present BIOS configuration data; and

a processor, functionally coupled to the first and second memory devices, the processor being responsive to computer-executable instructions contained in the program and operative to:

detect a layout of the present BIOS configuration data;

detect a layout of the updated BIOS configuration data by computing a hash value from at least one data record in the layout of the updated BIOS configuration data, wherein each data record comprises a pointer and a map position, the map position including the location of the at least one data record in the updated BIOS configuration data;

compare the layout of the present BIOS configuration data to the layout of the updated BIOS configuration data;

if the layout of the present BIOS configuration data matches the layout of the updated BIOS configuration data, then determine that the present BIOS configuration data is valid;

if the layout of the present BIOS configuration data does not match the layout of the updated BIOS configuration data, then determine that the present BIOS configuration data is invalid and reset the present BIOS configuration data to a default state.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ji H. Bae whose telephone number is 571-272-7181. The examiner can normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ji H. Bae
Patent Examiner
Art Unit 2115
ji.bae@uspto.gov
571-272-7181

